Drain current model including velocity saturation for symmetric double-gate MOSFETs by Hariharan, V. et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 55, NO. 8, AUGUST 2008 2173
Drain Current Model Including Velocity Saturation
for Symmetric Double-Gate MOSFETs
Venkatnarayan Hariharan, Student Member, IEEE, Juzer Vasi, Fellow, IEEE,
and V. Ramgopal Rao, Senior Member, IEEE
Abstract—A drain current model is developed for a symmet-
rically driven undoped (or lightly doped) symmetric double-gate
MOSFET (SDGFET) under the drift–diffusion transport mecha-
nism, with velocity saturation effects being included as an integral
part of the model derivation. Velocity saturation effects are mod-
eled by using the Caughey–Thomas engineering model with expo-
nent n = 2. Id–Vd , Id–Vg , gm–Vg , and gDS–Vd comparisons are
made with 2-D device simulation results, and a very good match is
found all the way from subthreshold to strong inversion. Gummel
symmetry compliance is also shown.
Index Terms—Current, double-gate MOSFET (DGFET),
mobility, modeling, MOSFETs, velocity saturation.
NOMENCLATURE
Ψ(x, y) Electrostatic potential (with respect to ϕfn in the
source end).
ϕfn(x) Electron quasi-Fermi potential (= 0 at the
source end).
q Electronic charge.
Φt Thermal voltage (kT/q).
∆ϕ Model parameter: work function difference be-
tween the gate electrodes and intrinsic silicon.
vsat Model parameter: saturation velocity.
VDSat, IDSat Drain saturation voltage, current.
Qi Inversion-charge areal density.
β1(β1s, β1d) Intermediate constant (β1s and β1d are its values
at the source and drain ends, respectively).
β2(β2s, β2d) Intermediate constant (β2s and β2d are its values
at the source and drain ends, respectively).
Exs Lateral electric field at the oxide–silicon inter-
face.
Cox Gate oxide capacitance per unit area.
tox Gate oxide thickness.
ε, εox Silicon permittivity, gate oxide permittivity.
µ0 Model parameter: base mobility in the absence
of any velocity saturation.
Wfin Fin width (i.e., distance between the closest
edges of the front and back gate oxides).
L Metallurgical channel length.
Manuscript received March 25, 2008. This paper was supported in part by
an Intel academic grant. The review of this paper was arranged by Editor
C. McAndrew.
The authors are with the Department of Electrical Engineering, Indian
Institute of Technology Bombay, Mumbai 400 076, India (e-mail: vharihar@
ee.iitb.ac.in; vasi@ee.iitb.ac.in; rrao@ee.iitb.ac.in).
Color versions of one or more of the figures in this paper are available online
at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/TED.2008.926745
IDS Drain current.
IDS0 Drain current in the absence of any velocity
saturation effects.
Esat Model parameter: lateral electric field at the
onset of velocity saturation.
∆L Extent of channel length modulation (CLM).
I. INTRODUCTION
IN THE PAST few decades, semiconductor technology hassuccessfully continued forth with the conventional scaling
approach to shrink devices. However, technology scaling of
the conventional MOSFET is reaching a point where there
are numerous issues with it going forward, and any suggested
work-around has some other problem linked to it. As a result,
alternate structures have been studied for quite a while now.
One such structure is the double-gate MOSFET (DGFET), a
practical realization of which is via the double-gate FinFET.
DGFETs are more amenable to scaling compared with the con-
ventional MOSFETs by virtue of their better electrostatics [1],
[2]. Also, as devices shrink, adjusting their threshold voltage
by doping the channel is not an acceptable option because
doping presents problems like random dopant fluctuations and
also degrades the channel mobility. Hence, it is of special
interest to model undoped DGFETs. A DGFET with identical
material and thickness for the front and back gate electrodes
and dielectric is called a symmetric DGFET (SDGFET).
There have been many efforts to model the drain current for
DGFETs. In [3], [4] charge sheet models were used, whereas
in [4]–[12], and [28], a constant mobility was assumed. Ref-
erences [3] and [13] considered velocity saturation effects by
using the Caughey–Thomas model [17] or its variants with
exponent n = 1 (the variants (e.g., [14]) differing in the way the
critical electric field Ec relates to vsat, but all of them, neverthe-
less, using an exponent n = 1). In [15], which used the velocity
saturation model as described in [16], the Caughey–Thomas
model with exponent n = 2 was used; however, the spatial
variation of the driving electric field was not retained in the core
model formulation. To the authors’ best knowledge, there has
been no work done on modeling velocity saturation effects in
DGFETs by using the Caughey–Thomas model with exponent
n = 2, where velocity saturation effects are included as an
integral part of the model derivation. The key novelty in this
paper is that the spatial variation of the lateral electric field
driving the velocity saturation effect is represented accurately
in the core model derivation. Hence, our model is expected to
be physically more accurate, particularly for shorter channel
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devices where velocity saturation effects are significant, and
this is discussed in Section VI.
Using an exponent n = 2 has been found to yield a better
match with experimental data for n-channel devices [18]. Fur-
thermore, it has been suggested [19] that using an exponent
n = 1, or any odd number, would yield a model that would
fail the Gummel symmetry test at VDS = 0. Because of this,
some models use n = 2 for conventional MOSFETs for n-and
p-channel devices [20], [16] (Gildenblat et al. [16] actually
use an adjusted form of the Scharfetter–Gummel model for
velocity saturation which simplifies to the Caughey–Thomas
model with n = 2, except that the saturation velocity parameter
vsat becomes bias dependent in the case of p-channel devices).
Even though efforts after [17] such as the Canali model [21]
have found a good experimental fit using fractional values for
exponent n between one and two, their work showed that the
exponent n increases (toward two) at temperatures higher than
room temperature. Then, considering the fact that fractional
exponents are hard to accommodate in a compact model deriva-
tion and that the operating temperatures, specifically of high-
speed devices, are higher than room temperature, and that the
Caughey–Thomas exponent is usually not a temperature-scaled
parameter in compact models, this lends further justification
for modeling velocity saturation using an exponent n = 2 in
a compact model.
Threshold-voltage-based models are not very physical [16],
and charge sheet models are not very valid in ultrathin DGFETs
as they fail to model phenomena such as volume inversion
[5]. Hence, in this paper, we develop an inversion-charge-based
drain current model. We do this by solving for the drain current
(IDS) of an undoped/lightly doped SDGFET under the gradual
channel approximation (GCA), considering the intrinsic portion
of the device. We have focused on mobility degradation due to
velocity saturation, and other mobility degradation effects, such
as that due to the vertical field, have not been considered in
this paper.
Finally, we present Id–Vd, Id–Vg, gm–Vg , and gDS–Vd com-
parisons between our model and 2-D device simulation results.
We also show Gummel symmetry compliance [19] of our
model.
II. BASIC FORMULATION
The schematic of the intrinsic portion of an n-channel
SDGFET is shown in Fig. 1. Under the GCA and neglecting the
body doping term, the 1-D Poisson equation can be written as
∂2ψ
∂y2
=
qni
ε
e(ψ−φfn)/φt . (1)
Proceeding as in [5], this can be solved to yield
f(β1) = 0
=
4εφtβ1 tan(β1)
WfinCox
+ φfn
+ 2φt ln
(
2β1 sec(β1)
βWfin
)
− (VGS −∆φ) (2)
Fig. 1. Schematic of an SDGFET, showing the coordinate axes and the
dimensions labeled. The source- and drain-body junctions are assumed to be
abrupt.
where β1 is a state variable and is the same as β in [5]. It is
related to the inversion-charge areal density
Qi =
−8εφtβ1 tan(β1)
Wfin
(3)
and β is given by
β =
√
qni
2εφt
. (4)
Note that (2) is the same as [5, eq. (4)]. Using (2), we can, in
principle, determine β1 at the source and drain ends by setting
ϕfn = 0 and ϕfn = VDS, respectively. We will refer to these as
β1s and β1d, respectively. An approximated form of (2) is [13]
f(β1) = 0
=
4εφtβ1 tan(β1)
WfinCox
+ φfn
+ φt ln
(
4
(
β1 tan(β1) + β21 tan
2(β1)
)
β2W 2fin
)
− (VGS −∆φ). (5)
Recently, there have also been closed-form approximate
solutions to (2) [29].
Now, in the drift–diffusion model, the drain current per unit
fin height is
IDS = −µeff(x)Qi(x)dφfn
dx
. (6)
We model velocity saturation effects by using the
Caughey–Thomas model [17] with exponent n = 2 as
µeff(x) =
µ0√
1 + µ
2
0E
2
xs
v2sat
. (7)
In (7), we choose to model the driving field Ex as being
the lateral field at the oxide–silicon interface Exs. This is
not unreasonable because, even though charge sheet models
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Fig. 2. Id–Vd plot by numerically solving (2) and (9) using a constant IDS
step size (with and without the approximation stated in the first paragraph of
Section III).
are invalid in DGFETs [5] and there is nonnegligible current
flowing even far from the oxide–silicon interface, the current at
the interface is still dominant (except in the subthreshold regime
[22] where the leakiest path is along the fin center. However,
as we will see, our model predicts the current quite well in the
subthreshold regime also). From the 1-D Poisson solution, one
can easily show that
Exs(β1(x)) =− ∂ψ(x,Wfin/2)
∂x
=
4εφt
WfinCox
(
β1(x)sec2 β1(x)+tanβ1(x)
)dβ1(x)
dx
.
(8)
Using (8) in (7) and proceeding on the same lines as in [5],
we finally get (9), shown at the bottom of the page.
The limiting case of (9) for the constant mobility case
(for vsat = ∞) can be recognized as the exact same equation
derived in [5], which had considered mobility to be constant.
Equations (2) and (9) are the key equations in our approach.
An Id–Vd plot generated by numerically solving (2) and (9) in
Scilab [23] by ramping IDS is shown in Fig. 2.
Equation (9) is not easily integrable, so we make some
approximations in order to proceed.
III. APPROXIMATIONS
In (9), let us denote the (1 + β1 tanβ1)/β1 term by t12.
If this term t12 is multiplied by 1− ((tanβ1 − β1)/(2 +
β1 tanβ1) tanβ1), then the analytics becomes simpler. Before
proceeding with the simplified analytics, the origin and justifi-
cation of this approximation is explained first.
Fig. 3. Comparison of f1(β1) and f2(β1).
A. Origin and Justification of the Approximation
In (9), there is a maximum value of IDS beyond which the
integrand becomes imaginary. This extreme point is the limit
of validity of the model. The limiting VDS that causes this
extremum is VDSat.
By setting the integrand in (9) to zero, the limiting
IDS(IDSmax) is obtained as
IDSmax = 4φtβ1 tanβ1Coxvsat
×
[
2ε
WfinCox
+
1 + β1 tanβ1
β1(β1 sec2 β1 + tanβ1)
]
. (10)
The second term in (10) can be rewritten as
f1(β1) =
1 + β1 tanβ1
β21 + (1 + β1 tanβ1)β1 tanβ1
. (11)
Compare this to
f2(β1) =
1 + β1 tanβ1
β1 tanβ1 + (1 + β1 tanβ1)β1 tanβ1
. (12)
f1(β) and f2(β) are shown in Fig. 3. We see a reasonably
good match, with a maximum error of about 10% and an
average error of about 6%. This approximation is equivalent
to making the approximation that is stated in the first paragraph
of Section III. As a further validation of this approximation, the
Id–Vd plots have been regenerated using Scilab by numerically
solving (2) and (9) but, this time, using this approximation,
and they are shown in Fig. 2. We can clearly see a very
close match.
− Wfin
4µ0εφt
(
x+
L
2
)
=
β1∫
β1s
{
16φ2tβ21 tan2 β1
I2DS
[
2ε
WfinCox
(β1 sec2 β1+tanβ1)+
1+ β1 tanβ1
β1
]2
− (β1 sec
2 β1+ tanβ1)2
C2oxv
2
sat
}1/2
dβ1
(9)
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B. Use of the Approximation
By using this approximation, (9) can be simplified as
−Wfin
4µ0εφt
(
x +
L
2
)
∼=
β2∫
β2s
√
16φ2tβ22
I2DS
[
2ε
WfinCox
+
1 + β2
(2 + β2)β2
]2
− 1
C2oxv
2
sat
dβ2
(13)
where we have changed from the state variable β1 to β2 that is
given by
β2 = β1 tanβ1. (14)
Equation (13) is still not easily integrable, and we need to
make further approximations. Making the approximation that
the second term in the integrand 1/C2oxv2sat is small, this can be
integrated to get
IDS =
8a1(x)φt
Wfin(x+L/2)
4µ0εφt
+
√(
Wfin(x+L/2)
4µ0εφt
)2
+ a1(x)a2(x)
b·C2oxv2sat
(15)
where
a1(x) =
b
2
(
β22s−β2(x)2
)
+(β2s−β2(x))−ln
(
β2s+2
β2(x)+2
)
a2(x) =
(2b− 1)√
4b2 + 1
× ln


[
2b(β2s+1)+1√
4b2+1
+ 1
]
·
[
2b(β2(x)+1)+1√
4b2+1
− 1
]
[
2b(β2s+1)+1√
4b2+1
− 1
]
·
[
2b(β2(x)+1)+1√
4b2+1
+ 1
]


+ ln
(
bβ22s + (2b + 1)β2s + 1
bβ2(x)2 + (2b + 1)β2(x) + 1
)
(16)
b =
2ε
WfinCox
. (17)
The drain current IDS expression can then be derived by
setting x = L/2 in (15) and β2 = β2d in the expressions for
a1 and a2 in (16) (and calling them a1d and a2d, respectively).
We get
IDS =
2IDS0
1 +
√
1 + 8µ
2
0εφ
2
ta1da2d
WfinL2Coxv2sat
(18)
IDS0 =
16µ0εφ2ta1d
WfinL
(19)
where IDS0 is the current in the absence of velocity saturation
(constant mobility current). IDS in (18) can be further simpli-
fied by considering that the second term in the square root is
small (meaning large vsat). We then get
IDS =
IDS0
1 + IDS0µ0a2d
8Coxv2satL
. (20)
Fig. 4. Ratio of the retained terms to the neglected terms in a2 for the
L = 30-nm device. VGS = 0.05, 0.1, 0.2, . . . , 1 V.
Furthermore, the first logarithm term in a2 in (16) is neg-
ligible. Thus, a1d and a2d can be written as
a1d =
b
2
(
β22s − β22d
)
+ (β2s − β2d)− ln
(
β2s + 2
β2d + 2
)
a2d = ln
(
bβ22s + β2s(2b + 1) + 1
bβ22d + β2d(2b + 1) + 1
)
. (21)
The ratio of the dominant (retained) terms and the neglected
terms [in arriving from (16) to (21)] is shown in Fig. 4 for a
L = 30-nm, Wfin = 10-nm, and tox = 1-nm device. As can be
clearly seen, the approximation is quite valid.
Equations (19)–(21) are the final drain current equations in
our model.
IV. DRAIN SATURATION VOLTAGE VDSat
To find VDSat, we first model the drift component. For this,
we follow the same approach as described in the previous
sections, except that we only consider the drift component
IdriftDS (as also done in MOS Model 11 [24]), and we make the
approximation [in the equation that is equivalent to (9)] that
IdriftDS is spatially constant, which is a valid approximation in
strong inversion because majority of the current is then due to
drift. We then set ∂IdriftDS /∂VDS = 0. By doing so, we get
β2dsat =
√
1 + 2bkβ22s − 1√
2bk
(22)
where
k =
2µ20εφ2t
WfinL2Coxv2sat
. (23)
For a given VGS, the quantities β1s and β2s can be calculated
in order by using (2) and (14), respectively, and (22) can then
be solved in closed form for β2dsat, from which VDSat can be
calculated in closed form by using (5) and (14).
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Having found VDSat, a VDSeff can be defined [20] in order to
smoothly vary between the transition regions and limit VDS at
VDSat when it exceeds VDSat
VDSeff = VDS
(
1 +
(
VDS
VDSat
)AX)−1/AX
(24)
where AX is a model parameter.
V. CHANNEL LENGTH MODULATION (CLM)
To model CLM in the post-velocity saturation regime, we
have used an approach that is similar to that of Ko et al. [25]
and Taur and Ning [18] and applied it to a DGFET. The CLM
expression is
∆L= l · ln

VDS−VDSat
l · Esat +
√(
VDS−VDSat
l · Esat
)2
+1

 (25)
where
l =
√
εWfin
2Cox
. (26)
In our model implementation, in (25), we replaced the VDSat
term with VDSeff as defined in (24) in order to have a nonzero
∆L only when VDS > VDSat. Also, we replaced L in (19) by
Leff = L−∆L.
VI. COMPARISON WITH DEVICE SIMULATIONS
Two-dimensional device simulations were done on an
n-channel SDGFET by using Synopsis Sentaurus Device [26].
The device structure was created with abrupt source- and drain-
body junctions. The body was lightly doped at 1015 cm−3
p-type, and the source and drain regions were kept short in
length and were doped at 1019 cm−3 n-type. In order to focus on
just the mobility degradation due to the lateral field, other mod-
els were disabled, such as vertical-field mobility degradation,
doping-dependant mobility, etc. Recombination–generation
models, quantum–mechanical models, etc., were also turned
off. A midgap work function with a zero barrier with respect to
intrinsic silicon was used for the gate electrode, and the basal
mobility was downgraded to 300 cm2/V · s in order to emulate
realistic vertical-field-degraded mobilities. Default values were
used for all the other parameters. Thus, the saturation velocity
and the Caughey–Thomas exponent used by the device simula-
tor were 1.07× 107 cm/s and 1.11, respectively.
Device simulations were done for two channel lengths,
namely, 1) Lg = 100 nm, Wfin = 10 nm, and Tox = 1 nm and
2) Lg = 200 nm, Wfin = 10 nm, and Tox = 1 nm, and the
results were compared with the analytical model. The gate
oxide thicknesses have been chosen to reduce 2-D field effects,
such as DIBL, since these effects have not been incorporated in
the core model formulation.
A comparison of various models, including our model, is
shown in Fig. 5. In doing this comparison, the various analytical
models used the same parameter values as those used in the
device simulations. In all the models shown in that figure, the
drain current was clamped at the point of zero slope (IDSat),
Fig. 5. Comparison of various models at VGS = 1 V. The symbols are for the
device simulation curves with two different values for the Caughey–Thomas
exponent, namely, n = 1.11 (the default) and n = 2. The device simulation
curves and the analytical model curves use the same parameter values.
simply by detecting the onset of droop in IDS. It was not
done by using (24) in order to avoid ambiguities related to
extracted parameters (such as the proper value of AX to use),
when drawing conclusions from the comparison. The clamping
was done in order to avoid the unphysical negative output
conductance that is otherwise visible in all the models (which is
a known result [20], [30] when modeling velocity saturation),
and one should interpret the models only until the point of zero
slope and not beyond that. In Fig. 5, the curves labeled [13]
are based on [13, eq. (20)]. The curves labeled PSP FF 1–3
use the drain current equation from the PSP-FinFET model [15,
eqs. (28)–(30)] with low-field mobility turned off (Gmob = 1)
and using the theoretical value of θsat = µ0/(Lvsat). Specif-
ically, the curves labeled PSP FF 1 use a uniform driving
field for velocity saturation [24, eq. (3.44)]. The curves labeled
PSP FF 2 use a linearly varying driving field for velocity
saturation [24, eqs. (3.45 and 3.46)]. The curves labeled PSP
FF 3 use an expression for Gvsat as defined in PSP 102.2
([27, eqs. (4.144) and (4.145)] with THESATG = 0 and
G∆L = 1). As can be seen from Fig. 5, compared to the PSP-
FinFET model (which is, to the best of our knowledge, the only
other DGFET model besides our model which assumes n = 2
in the velocity saturation model), our model curves are closer
to the n = 1.11 device simulation curves. Furthermore, this
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Fig. 6. Output characteristics for the L = 200-nm device. Values of key
parameters used by the model are shown in the figure.
Fig. 7. Output conductance for the L = 100-nm device. Values of key para-
meters used by the model are shown in the figure.
difference is more pronounced for the shorter channel length
device where velocity saturation effects are more significant.
Also, compared to the PSP-FinFET model curves, our model
curves are closer to the n = 2 device simulation curve, thereby
being in agreement with the underlying premise of n = 2 in
the model formulation. It can also be seen that the curves for
the model developed in [13] are closer to the n = 1.11 device
simulation curves when compared to our model. This is an
expected result because a value of n = 1 was assumed in [13],
which is closer (than the value of n = 2 as used by us) to
the default n = 1.11 used in the device simulator. However, as
stated before, a model developed by using n = 1 would not be
Gummel symmetric at VDS = 0, and this has been verified by
us for the model developed in [13].
A sampling of Id–Vd, gDS–Vd, Id–Vg , and gm–Vg charac-
teristics for each device is shown in Figs. 6–9. All quantities
are per unit fin height. The parameters µ0, vsat, Esat, and
AX were extracted from the corresponding device simulation
data by using a parameter extraction program developed at the
Indian Institute of Technology Bombay, Mumbai, India [31].
The extracted values were µ0 = 270 cm2/V · s, vsat = 0.71×
107 cm/s, Esat = 4.3× 106 V/cm, and AX = 2 for the 100-nm
device and µ0 = 287 cm2/V · s, vsat = 0.592× 107 cm/s,
Fig. 8. Transfer characteristics for the L = 200-nm device at VDS = 50 mV
and VDS = 1 V. Values of key parameters used by the model are shown in
the figure.
Fig. 9. Transconductance of the L = 100-nm device at VDS = 50 mV and
VDS = 1 V. Values of key parameters used by the model are shown in
the figure.
Esat = 9.7× 106 V/cm, and AX = 2.51 for the 200-nm de-
vice. The extracted values for µ0, vsat, and AX are used in
the respective analytical model curves shown in Figs. 6–9. For
the remaining parameters, the analytical model uses a fixed
∆ϕ = 0 V (same as that used in the device simulations) and
a fixed value for the CLM parameter Esat = 4.3× 106 V/cm
(namely, the one extracted for the 100-nm device) for both
channel length devices. The extracted basal mobilities are thus
not far from the value of 300 cm2/V · s used in the device sim-
ulator. Moreover, as can be seen from Figs. 6–9, the analytical
versus device simulation matching is very good.
Last, Gummel symmetry compliance of our model was tested
by following the procedure described in [19]. As expected, our
model is symmetric, and the results are shown in Fig. 10.
VII. CONCLUSION
A single-equation (i.e., not piecewise) drain current model
considering velocity saturation has been developed for an
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Fig. 10. Gummel symmetry tests [19] show model symmetry with respect to
VDS = 0. The symbols are a flipped version of the line.
undoped or lightly doped SDGFET based on the drift–diffusion
transport mechanism, using an exponent n = 2 for velocity
saturation as an integral part of the model derivation. The
model is inversion charge based, is valid in subthreshold as
well as in above threshold, and is symmetric about the VDS = 0
point. Analytical versus 2-D device simulation comparisons
were done, and a very good match was found.
From a compact-model implementation standpoint, terminal
charge calculations also need to be formulated for quasi-static
ac analysis. Also, additional physical effects, such as 2-D
field effects (DIBL), quantum effects, vertical-field mobility
degradation effects, etc., need to be incorporated into it in order
to build a complete compact model.
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